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Abstract
A multiple-valued logic-in-memory VLSI using ferro-
electric capacitors is proposed to realize an arithmetic-
oriented VLSI with real-time programmable capacitor stor-
age. The use of a remnant-polarization charge on a ferro-
electric capacitor makes it possible to perform not only a
real-time programmable storage function, but also a linear-
sum function, thereby resulting in a compact hardware
while maintaining a high-speed processing capability. As
a design example, a full adder with a storage capability is
evaluated. Its performance is superior to that of a corre-
sponding binary CMOS implementation.
1. Introduction
Dramatic advances in technology scaling give us the ca-
pability to realize a giga-scaled system-on-a-chip, while
rapid increases in switching speed of logic gates and
far slower increases in memory-access speed have led to
the communication bottleneck between memory and logic
modules in recent deep submicron VLSI[1, 2]. One of
the key technologies to solve the above communication-
bottleneck problem is to use logic-in-memory VLSI archi-
tecture [3, 4]
In logic-in-memory VLSI, storage elements are dis-
tributed over a combinational logic-circuit plane, so that
highly parallel memory access can be done with small
hardware overhead, which makes memory bandwidth large.
From this point of view, a logic-in-memory VLSI using
floating-gate MOS transistors has been proposed to realize
a highly parallel VLSI system [5, 6]. A floating-gate MOS
transistor is used as a memory cell device of a flash EEP-
ROM [7]. However, it has been difficult to solve the trade-
off between real-time programmability and non-volatility
with keeping compactness.
Recently, ferroelectric(FE) memory devices have in-
creasingly attracted attention because they are non-volatile
memories as EEPROM with a capability of high-speed read
and write operations [8, 9]. Moreover, FE capacitors can
be directly sit on top of the transistors by means of stacked
vias, hence they have a potential advantage to implement
high-density memories. However, very few challenging
works about logic-in-memory circuits using FE devices
have been reported [10, 11].
In this paper, a new real-time programmable logic-in-
memory circuit using FE capacitors is proposed. One of ba-
sic components in the proposed logic-in-memory circuit is
a ‘functional gate’ which is used to perform linear summa-
tion together with FE capacitor storage. FE capacitors are
embedded in the functional gate, so that binary data can be
stored as a remnant-polarization charge. Linear summation
between stored data in FE capacitors is performed by polar-
ization charge addition. Because the remnant-polarization
charge is converted into a corresponding current signal by
a capacitive coupling effect, the compact functional gate is
realized by using the combination of FE capacitors and an
n-channel MOS transistor.
As a design example, a full adder with a real-time pro-
grammable storage capability is presented. The transistor
counts and the switching delay are reduced to about 70
percent and 54 percent, respectively, in comparison with
those of a corresponding binary CMOS implementation un-
der 0.6-µm ferroelectric/CMOS.
2. Ferroelectric-based functional gate
2.1. Characteristics of Ferroelectric Capacitors
Figure 1 shows a cross-sectional view and a symbol of an
FE capacitor. The FE capacitor is physically distinguished
from a regular capacitor by substituting the dielectric with
an FE thin film. The FE material consists of a Perovskyte
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Figure 1. Ferroelectric capacitor. (a) Cross-
sectional view and (b) Symbol.
Figure 2. Perovskyte structure.
structure as illustrated in Fig.2, which is transformed when
an atom at the center of a lattice causes polarization by
a shift from an electrically neutral state according to the
external electric field. This polarization causes a hystere-
sis in the polarization charge Q versus voltage VF plot of
the FE capacitor as it is cycled through positive and neg-
ative voltage applications as shown in Fig.3. One of the
most important characteristics in the FE material is to have
a remnant-polarization charge when the voltage VF across
the FE capacitor is zero, i.e. the FE capacitor is capable of a
non-volatile memory device. Figure 3 also shows an exam-
ple of a binary data assignment with remnant-polarization
charges, where the remnant-polarization charge on the FE
capacitor is Qr for a “0” or -Qr for a “1”. As the remnant
polarization charge is determined by an applied voltage VF ,
a logic state “0” or “1” can be written into the FE capacitor.
Since the transitive speed of polarization states is extremely
Figure 3. Hysteresis loop characteristic of a
ferroelectric capacitor.
Figure 4. Parallel connection of ferroelectric
capacitors.
Figure 5. Hysteresis loop characteristic of two
parallel-connected ferroelectric capacitors.
high, write speed is as fast as that of DRAM. Consequently,
the FE capacitor is capable of a non-volatile and real-time
programmable memory device. Recently, several FE capac-
itors have been reported as memory cells of FE memories
(FeRAMs)[12, 13].
2.2. Polarization charge addition using ferroelectric
capacitors
If two FE capacitors, CF1 and CF2, are connected in par-
allel as shown in Fig.4, the total polarization charge Qtotal
is represented as
Qtotal = Q1 + Q2,
where Q1 and Q2 are polarization charges on CF1 and CF2,
respectively. Figure 5 shows the hysteresis characteris-
tic of the two parallel-connected FE capacitors in case that
hysteresis characteristics are represented as shown in Fig.4.
If it assumes that a three-valued data is assigned as shown
in Fig.5, total remnant-polarization charges, 2Qr, 0 and
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Figure 6. Functional gate. (a) Block diagram
and (b) Circuit diagram.
−2Qr, correspond to results of linear summation between
binary data stored on CF1 and CF2. For example, let’s con-
sider the linear summation in case that binary data stored in
CF1 and CF2 are “0” and “1”, respectively. In this case,
Qtotal is indicated as
Qtotal = Qr + (−Qr) = 0,
which corresponds to the result of linear summation “1”.
Consequently, linear summation between stored data is per-
formed by remnant-polarization charge addition with a non-
volatile and real-time programmable storage capability.
2.3. Design of a functional gate using ferroelectric
capacitors.
Figure 6(a) shows a block diagram of a functional gate
which consists of storage elements and an arithmetic adder.
In this module, each of two binary inputs, x1 and x2,
is stored into storage elements. Then, linear summation
x1 +x2 is performed by an arithmetic adder and a result are
converted into a corresponding current signal ID. Two bi-
nary storage elements and the arithmetic adder are realized
by using the parallel-connected FE capacitors described in
Section 2.2. The total remnant-polarization charge Qtotal
is converted into a corresponding multiple-valued current
signal by using one n-channel MOS transistor MC because
Qtotal is converted into a corresponding voltage level VA
on node A by capacitive coupling effect thereby generat-
ing the drain current ID on MC . Therefore, the functional
gate is designed by using ferroelectric capacitors as shown
in Fig.6(b). Three access transistors M2, M3 and M4 are
controlled by the word line signal WL and read/write line
signal RWL, respectively.
A.Write operation
Figure 7(a) and (b) show basic behavior and the timing di-
agram in the write operation, respectively. Transistor M1,
M2 and M3 are turned on by activating WL and RWL af-
ter the two bit lines BLW1 and BLW2 are driven by stored
Figure 7. Write operation. (a) Behavior and
(b) Timing diagram.
Figure 8. Read operation. (a) Behavior and
(b) Timing diagram.
data voltages Vx1 and Vx2 (corresponding to x1 and x2) , re-
spectively. Then the write control line WCTL is pulsed, that
is, pulled up to VSR and subsequently pulled back down to
GND. Figure 7 also shows an example of the write opera-
tion in case of x1 = 0 and x2 = 1.
B. Read operation
Figure 8(a) and (b) show circuit behavior and the timing
diagram in the read operation, respectively. A read opera-
tion includes two steps, the precharge scheme and the data
read scheme. In the precharge scheme, CF1 and CF2 are
precharged to −Vp by activating RWL and WL after driv-
ing WCTL to a precharge voltage Vp. BLW1 and BLW2
stay the ground level. Figure 9 shows a transition of Qtotal
in the precharge scheme. Note that Vp also establishes a
charge QG on CG as QG = Vp · CG.
In the data read scheme, both BLW1 and BLW2 are
driven to a read voltage Vr, and RWL is disactivated. This
establishes a capacitive coupling consisting of CF1 + CF2
and CG. Vr is divided between CF1 +CF2 and CG accord-
ing to their relative capacitance. Depending on Qtotal, VA
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Figure 9. Transition of a polarization charge in
the read operation. (a) Precharge phase and
(b) Data read phase.
Figure 10. Drain current characteristic of an
n-channel MOS transistor MC.
is represented as
CF (Vr − VA) − Qtotal = CG · VA − QG. (1)
Eq.(1) is rewritten as
CF · VF = −CG(VF − (Vr − Vp)) + Qtotal
where VF = Vr−VA. Therefore, VA can be one of the three
values VA0, VA1 or VA2 as shown in Fig.9. Simultaneously,
VA generates the corresponding drain current ID on MC as
shown in Fig.10. Consequently, the result of linear summa-
tion x1 +x2 is obtained as a multiple-valued current signal.
The current level corresponding to x1 + x2 is determined
by Vp and Vr . Figure 11 shows simulated waveforms in the
read operation and characteristics of ferroelectric capacitors
under 0.6-µm ferroelectric/CMOS.
Consequently, the FE-based functional gate performs
voltage-input current-output linear summation with a real-
time programmable and non-volatile storage capability.
Ferroelectric material Pb(Zr,Ti)O3
Remnant polarization charge 28.9 µC/cm2
Coercive voltage 0.90 V
Capacitor area 0.16µm2
Figure 11. Simulated waveforms.
Figure 12. Overall structure of a logic-in-
memory circuit.
3. Design of a multiple-valued logic-in-memory
VLSI using ferroelectric capacitors
Figure 12 shows a general structure of the proposed
multiple-valued logic-in-memory VLSI. Two binary inputs
represented as corresponding voltage signals are stored into
a functional gate. Then, a result of linear summation is con-
verted into a corresponding current signal. The produced
current signal is used in a multiple-valued current-mode
(MVCM) logic circuit. The output of the MVCM logic cir-
cuit is converted into a binary voltage-signal by using an
I-V converter circuit.
3.1. Basic components
Figure 13 shows basic components of the proposed
logic-in-memory VLSI.
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Figure 13. Basic components.
1. Functional gate: A functional gate retains two binary
data, x1 and x2, and generates current output Iy corre-
sponding to a result of arithmetic summation x1 + x2.
2. Wired-sum circuit: A wired-sum circuit performs
arithmetic summation between two inputs current Ix1
and Ix2. Arithmetic summation can be performed by
only wiring, which results in compact circuits.
3. Comparator: A comparator performs a magnitude
comparison between an input current Ix and a thresh-
old current IT , and generates an output voltage Vy ac-
cording to a comparison result.
4. Differential-pair circuit (DPC): A DPC generates a
multiple-valued differential-pair output (0, S) or (S, 0)
Figure 14. Block diagram of a full adder.
according to a binary differential-pair input, where x′
is a complementary signal of x.
5. Current mirror: A current mirror produces several
replicas of an input current Ix. The current mirror also
has the function of inverting the current direction.
6. Current source: A current source is realized by an
n-channel MOS transistor with the reference voltage
Vref . The current level is adjusted by the transistor
size.
7. I-V converter: The function of an I-V converter is simi-
lar to DPC with the exception that a binary differential-
pair output (0, 1) or (1, 0) is obtained as a correspond-
ing voltage signal. By the combination of the I-V con-
verter and the comparator, it is possible to convert a
multiple-valued current signal into binary voltage sig-
nals.
3.2. Design example
Figure 14 shows a block diagram of a full adder based
on a logic-in-memory circuit which has a real-time pro-
grammable storage capability in the combinational-logic
circuit plane. A function of the binary full adder is de-
scribed by arithmetic expressions as
s = (a + b + cin) mod 2
cout = (a + b + cin)/2,
where + indicates linear summation and a, b, cin ∈ {0, 1} .
These equation are rewritten as
z = a + b + cin
cout =
{




z − 2 if z > 2 (cout = 1)
z otherwise (cout = 0).
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Table 1. Comparison result.
In the proposed circuit, linear summation (a + b) between
two stored inputs is performed by a functional gate, and the
subsequent addition with cin is done by only wiring. The
final output s is converted into a voltage signal output by
an I-V converter. The carry output Cout is a voltage signal
output which is produced by a DPC. Cout is directly applied
to the DPC of a next full adder without the I-V converter.
3.3. Evaluation
In the proposed circuit, a storage function, a linear-sum
function and an output generation are merged into a com-
pact FE-based functional gate. Furthermore, current-mode
linear summation between two current signals is realized
by just wiring in the MVCM logic circuit. By the combi-
nation of voltage and current signals through an FE-based
functional gate, a full adder with a real-time programmable
storage capability is realized by just 28 MOS transistors and
four FE capacitors. Table 1 summarizes the comparison of
full adders. Transistor counts, switching delay are reduced
to about 70 percent and 54 percent, respectively, in compar-
ison with those of the corresponding binary CMOS imple-
mentation.
4 Conclusion
A multiple-valued logic-in-memory VLSI with a real-
time programmable storage capability is proposed by using
FE capacitors. Polarization charge addition is done by the
parallel-connected FE capacitors. Moreover, the remnant-
polarization charge is converted into a corresponding cur-
rent level by capacitive coupling effect, thereby resulting
in compact functional gate. A judicious combination of
the FE-based functional gate and current-mode logic style
makes it possible to distribute real-time programmable stor-
age elements over arithmetic and logic-circuit plane com-
pactly. As a typical example, a full adder with a storage
capability is designed, and its execution time and transistor
counts are reduced to 70 percent and 54 percent, respec-
tively, in comparison with those of a corresponding to the
binary implementation.
The proposed logic-in-memory VLSI based on ferro-
electric capacitors offers attractive features for a high-
density and highly parallel VLSI system. As a future
prospect, it is also important to utilize the logic-in-memory
VLSI architecture in the application to fully parallel VLSI
processors.
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